Author Index

International Parallel Processing Symposium Conference Proceedings 1997

The authors are listed in alphabetical order by last names. The second column lists the track and topic of the author's paper and are useful in finding other related papers using the **session index**. The session and paper numbers are useful in finding the postscript version of the paper. For example, "Session 6, #337" means the postscript file named "337.ps" can be found in the subdirectory "ipps97/s6/".

A B C D E F G H I J K L M N O P R S T U V W X Y Z

Α	
Anurag Acharya	A Customizable Simulator for Workstation Networks Software Track, Performance Evaluation, Session 6, #337
Divyakant Agrawal	Low Latency MPI for Meiko CS/2 and ATM Clusters Architecture Track, I/O and Message Passing, Session 10, #206
Hideya Akashi	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Hideya Akashi	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Alberto D. Alexandrov	SuperWeb: Towards a Global Web-Based Parallel Computing Infrastructure Software Track, Tools, Session 3, #267
Daniel Andresen	Dynamic Processor Scheduling with Client Resources for Fast Multi- resolution WWW Image Browsing Architecture Track, Scheduling, Session 4, #327
Theodore Andronikos	Optimal Scheduling for UET-UCT Generalized n-Dimensional Grid Task Graphs Architecture Track, Scheduling, Session 4, #162
Julio S. Aude	Parallel Simulated Annealing: An Adaptive Approach Algorithm and Application Track, Algorithms III, Session 14, #257
Vincenzo Auletta	Multiple Templates Access of Trees in Parallel Memory Systems Algorithm and Application Track, Data Structures, Session 20, #245

D.R. Avresky	Maximum Delivery Time and Hot Spots in ServerNet [™] Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Eduard Ayguade	Analysis of Several Scheduling Algorithms under the Nano-Threads Programming Model Architecture Track, Synchronization and Threads, Session 7, #217
В	
Gerardo Bandera	The Sparse Cyclic Distribution against its Dense Counterparts Software Track, Compilers II, Session 18, #302
Prithviraj Banerjee	A Comparison of Parallel Approaches for Algebraic Factorization in Logic Synthesis Architecture Track, Architecture Theory, Session 19, #394
Prithviraj Banerjee	Parallel Global Routing Algorithms for Standard Cells Algorithm and Application Track, Algorithms III, Session 14, #284
David M. Beazley	Extensible Message Passing Application Development and Debugging with Python Software Track, Compilers II, Session 18, #251
Yosi Ben-Asher	Parallel Solutions of Indexed Recurrence Equations Algorithm and Application Track, Algorithms II, Session 11, #175
Robert Bennett	A Customizable Simulator for Workstation Networks Software Track, Performance Evaluation, Session 6, #337
Alan A. Bertossi	Fault-Tolerant Deadline-Monotonic Algorithm for Scheduling Hard-Real- Time Tasks Architecture Track, Scheduling, Session 4, #121
Angelos Bilas	Design and Implementation of Virtual Memory-Mapped Communication on Myrinet Architecture Track, I/O and Message Passing, Session 10, #330
Angelos Bilas	Real-Time Parallel MPEG-2 Decoding in Software Algorithm and Application Track, Applications, Session 5, #219
Stefan Bock	Optimal Wormhole Routing in the (n,d)-Torus Software Track, Routing, Session 9, #161
R. Bordawekar	Data Access Reorganizations in Compiling Out-of-Core Data Parallel Programs on Distributed Memory Machines Software Track, Compilers I, Session 15, #233
Robert P. Bosch, Jr.	Coherent Block Data Transfer in the FLASH Multiprocessor Architecture Track, Architecture, Session 1, #313
P. Bose	Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation Architecture Track, Architecture, Session 1, #308
L.C. Breebaart	Semantics and Implementation of a Generalized forall Statement for Parallel Languages

Software	Track	Compilers	I Session	15 #181	
Contwarc	rraon,	Complicis	1, 00000101	1 10, 11 10 1	

Jurgen Brehm	Performance Prediction for Complex Parallel Applications Algorithm and Application Track, Applications, Session 5, #178
Gerth Stolting Brodal	A Parallel Priority Data Structure with Applications Algorithm and Application Track, Data Structures, Session 20, #174
Adrian Brüngger	Joining Forces in Solving Large-Scale Quadratic Assignment Problems in Parallel Algorithm and Application Track, Algorithms II, Session 11, #179
С	
Radu Calinescu	A BSP Approach to the Scheduling of Tightly-Nested Loops Software Track, Compilers I, Session 15, #140
Albert Chan	Coarse Grained Parallel Next Element Search Algorithm and Application Track, Algorithms I, Session 8, #128
Yuet-Ning Chan	Performance Comparison of Processor Scheduling Strategies in a Distributed-Memory Multicomputer System Architecture Track, Scheduling, Session 4, #129
John Chandy	Parallel Global Routing Algorithms for Standard Cells Algorithm and Application Track, Algorithms III, Session 14, #284
Vipin Chaudhary	Time-Stamping Algorithms for Parallelization of Loops at Run-Time Software Track, Runtime, Session 12, #223
Yi-long Chen	A Hybrid Interconnection Network for Integrated Communication Services Software Track, Routing, Session 9, #278
Yuqun Chen	Reducing Waiting Costs in User-Level Communication Architecture Track, I/O and Message Passing, Session 10, #293
Hsing-Lung Chen	Distributed Submesh Determination in Faulty Tori and Meshes Algorithm and Application Track, Networks I, Session 2, #185
Gen-Huey Chen	An Efficient Parallel Strategy for Computing K-terminal Reliability and Finding Most Vital Edge in 2-trees and Partial 2-trees Algorithm and Application Track, Algorithms IV, Session 17, #353
Chi-Chang Chen	Nearly Optimal One-to-Many Parallel Routing in Star Networks Software Track, Networks III, Session 21, #332
Jianer Chen	Nearly Optimal One-to-Many Parallel Routing in Star Networks Software Track, Networks III, Session 21, #332
Andrew A. Chien	View Caching: Efficient Software Shared Memory for Dynamic Computations Architecture Track, Shared Memory, Session 13, #318
Jaeyoung Choi	A Fast Scalable Universal Matrix Multiplication Algorithm on Distributed- Memory Concurrent Computers

	Algorithm and Application Track, Algorithms I, Session 8, #141
Hyeong-Ah Choi	Architecture-Dependent Tuning of the Parameterized Communication Model for Optimal Multicasting Architecture Track, Networks II, Session 16, #290
Yungho Choi	Crossbar Analysis for Optimal Deadlock Recovery Router Architecture Architecture Track, Networks II, Session 16, #292
A. Choudhary	Data Access Reorganizations in Compiling Out-of-Core Data Parallel Programs on Distributed Memory Machines Software Track, Compilers I, Session 15, #233
Alok Choudhary	Design and Evaluation of a Data Storage and Retrieval Strategies in a Distributed Memory Continuous Media Server Architecture Track, I/O and Message Passing, Session 10, #274
Alok Choudhary	MTIO A Multi-Threaded Parallel I/O System Architecture Track, I/O and Message Passing, Session 10, #361
B. Ciciani	An Accurate Model for the Performance Analysis of Deterministic Wormhole Routing Software Track, Routing, Session 9, #214
Jens Clausen	Joining Forces in Solving Large-Scale Quadratic Assignment Problems in Parallel Algorithm and Application Track, Algorithms II, Session 11, #179
Johanne Cohen	Broadcasting and Multicasting in Cut-through Routed Networks Software Track, Networks III, Session 21, #339
M. Colajanni	An Accurate Model for the Performance Analysis of Deterministic Wormhole Routing Software Track, Routing, Session 9, #214
Alan L. Cox	Evaluating the Performance of Software Distributed Shared Memory as a Target for Parallelizing Compilers Architecture Track, Shared Memory, Session 13, #309
Robert Cypher	Gracefully Degradable Pipeline Networks Algorithm and Application Track, Networks I, Session 2, #182
D	
Stefans N. Damianakis	Reducing Waiting Costs in User-Level Communication Architecture Track, I/O and Message Passing, Session 10, #293
Sivarama P. Danadmudi	Performance Comparison of Processor Scheduling Strategies in a Distributed-Memory Multicomputer System Architecture Track, Scheduling, Session 4, #129
Sajal K. Das	O(log log N) Time Algorithms for Hamiltonian-Suffix and Min-Max-Pair Heap Operations on Hypercube Multicomputers Algorithm and Application Track, Algorithms III, Session 14, #208
Amitava Datta	Geometric Data Structures on a Reconfigurable Mesh, with Applications

	Algorithm and Application Track, Data Structures, Session 20, #342
Amelia De Vivo	Multiple Templates Access of Trees in Parallel Memory Systems Algorithm and Application Track, Data Structures, Session 20, #245
P.F.G. Dechering	Semantics and Implementation of a Generalized forall Statement for Parallel Languages Software Track, Compilers I, Session 15, #181
Frank Dehne	Coarse Grained Parallel Next Element Search Algorithm and Application Track, Algorithms I, Session 8, #128
Xiaotie Deng	A 2-D Parallel Convex Hull Algorithm with Optimal Communication Phases Algorithm and Application Track, Algorithms IV, Session 17, #335
M. Díaz	Logic Channels: A Coordination Approach to Distributed Programming Software Track, Runtime, Session 12, #213
Allen B. Downey	Predicting Queue Times on Space-sharing Parallel Computers Software Track, Performance Evaluation, Session 6, #203
Jose Duato	Deadlock- and Livelock-Free Routing Protocols for Wave Switching Architecture Track, Networks II, Session 16, #151
Cezary Dubnicki	Design and Implementation of Virtual Memory-Mapped Communication on Myrinet Architecture Track, I/O and Message Passing, Session 10, #330
Sandhya Dwarkadas	Evaluating the Performance of Software Distributed Shared Memory as a Target for Parallelizing Compilers Architecture Track, Shared Memory, Session 13, #309
Patrick Dymond	A 2-D Parallel Convex Hull Algorithm with Optimal Communication Phases Algorithm and Application Track, Algorithms IV, Session 17, #335
Е	
Guy Edjlali	Interoperability of Data Parallel Runtime Libraries Software Track, Runtime, Session 12, #269
K. Ekanadham	Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation Architecture Track, Architecture, Session 1, #308
Richard Enbody	Comparing Gang Scheduling with Dynamic Space Sharing on Symmetric Multiprocessors Using Automatic Self-Allocating Threads (ASAT) Architecture Track, Synchronization and Threads, Session 7, #323
F	
John D. Farrara	Performance Analysis and Optimization on a Parallel Atmospheric General Circulation Model Code Algorithm and Application Track, Applications, Session 5, #115

Edward W. Felten	Reducing Waiting Costs in User-Level Communication Architecture Track, I/O and Message Passing, Session 10, #293
Afonso Ferreira	d-Dimensional Range Search on Multicomputers Algorithm and Application Track, Algorithms IV, Session 17, #270
Michele Flammini	Lower Bounds on Systolic Gossip Algorithm and Application Track, Algorithms III, Session 14, #226
lan Foster	MTIO A Multi-Threaded Parallel I/O System Architecture Track, I/O and Message Passing, Session 10, #361
Pierre Fraigniaud	Broadcasting and Multicasting in Cut-through Routed Networks Software Track, Networks III, Session 21, #339
Arnaud Freville	A Parallel Tabu Search Algorithm for the 0-1 Multidimensional Knapsack Problem Algorithm and Application Track, Algorithms III, Session 14, #218
Jason Fritts	Real-Time Parallel MPEG-2 Decoding in Software Algorithm and Application Track, Applications, Session 5, #219
Shiwa S. Fu	Empirical Evaluation of Distributed Mutual Exclusion Algorithms Architecture Track, Synchronization and Threads, Session 7, #135
Hiroaki Fujii	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Hiroaki Fujii	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Hideo Fujiwara	A parallel Algorithm for Weighted Distance Transforms Algorithm and Application Track, Algorithms II, Session 11, #169
Akihiro Fujiwara	A parallel Algorithm for Weighted Distance Transforms Algorithm and Application Track, Algorithms II, Session 11, #169
Andrea Fusiello	Fault-Tolerant Deadline-Monotonic Algorithm for Scheduling Hard-Real- Time Tasks Architecture Track, Scheduling, Session 4, #121
G	
Guang R. Gao	Latency Tolerance: A Metric for Performance Analysis of Multithreaded Architectures Software Track, Performance Evaluation, Session 6, #372
Alexandros V. Gerbessiotis	A Randomized Sorting Algorithm on the BSP model Algorithm and Application Track, Algorithms I, Session 8, #110
Kourosh Gharachorloo	Coherent Block Data Transfer in the FLASH Multiprocessor Architecture Track, Architecture, Session 1, #313
A. Goldman	An Efficient Parallel Algorithm for Solving the Knapsack Problem on the

	Hypercube Algorithm and Application Track, Algorithms IV, Session 17, #365
K. Gopinath	Alias Analysis for Fortran90 Array Slices Software Track, Compilers II, Session 18, #234
Hakan Grahn	Relative Performance of Hardware and Software-Only Directory Protocols Under Latency Tolerating and Reducing Techniques Architecture Track, Shared Memory, Session 13, #367
Anoop Gupta	Coherent Block Data Transfer in the FLASH Multiprocessor Architecture Track, Architecture, Session 1, #313
Gopal Gupta	Optimization Schemas for Parallel Implementation of Nondeterministic Languages and Systems Software Track, Runtime, Session 12, #211
Manish Gupta	On Privatization of Variables for Data-Parallel Execution Software Track, Compilers I, Session 15, #167
Kay Gurtzig	Efficient Sorting and Routing on Reconfigurable Meshes Using Restricted Bus Length Software Track, Networks III, Session 21, #232
Н	
Gady Haber	Parallel Solutions of Indexed Recurrence Equations Algorithm and Application Track, Algorithms II, Session 11, #175
Woo-Jong Hahn	SPAX: A New Parallel Processing System for Commercial Application Industrial Track, Invited Vendor Presentations, Session IT, #ind1
Matthew Haines	Platform-Independent Runtime Optimizations Using OpenThreads Software Track, Runtime, Session 12, #285
Susanne E. Hambrusch	Maintaining Spatial Data Sets in Distributed-Memory Machines Algorithm and Application Track, Data Structures, Session 20, #326
Sanda M. Harabagiu	Parallel Inference on a Linguistic Knowledge Base Algorithm and Application Track, Applications, Session 5, #288
Kenichi Harada	Control Schemes in a Generalized Utility for Parallel Branch-and-Bound Algorithms Algorithm and Application Track, Algorithms IV, Session 17, #366
Delbert Hart	Interactive Visual Exploration of Distributed Computations Software Track, Tools, Session 3, #392
Tatsuya Hayashi	Work-Time Optimal k-merge Algorithms on the PRAM Algorithm and Application Track, Algorithms I, Session 8, #133
Friedhelm Meyer auf der Heide	Optimal Wormhole Routing in the (n,d)-Torus Software Track, Routing, Session 9, #161
John Heinlein	Coherent Block Data Transfer in the FLASH Multiprocessor Architecture Track, Architecture, Session 1, #313

John Hennessy	An Evaluation of a Commerical CC-NUMA Architecture - the CONVEX Exemplar SPP1200 Architecture Track, Architecture, Session 1, #304
L.O. Hertzberger	An Architecture Workbench for Multicomputers Software Track, Tools, Session 3, #198
Ryuichi Hirabayashi	Control Schemes in a Generalized Utility for Parallel Branch-and-Bound Algorithms Algorithm and Application Track, Algorithms IV, Session 17, #366
Chin-Wen Ho	An Efficient Parallel Strategy for Computing K-terminal Reliability and Finding Most Vital Edge in 2-trees and Partial 2-trees Algorithm and Application Track, Algorithms IV, Session 17, #353
R.Horst	Maximum Delivery Time and Hot Spots in ServerNet TM Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Sun-Yuan Hsieh	An Efficient Parallel Strategy for Computing K-terminal Reliability and Finding Most Vital Edge in 2-trees and Partial 2-trees Algorithm and Application Track, Algorithms IV, Session 17, #353
Shu-Hua Hu	Distributed Submesh Determination in Faulty Tori and Meshes Algorithm and Application Track, Networks I, Session 2, #185
Yu Hu	DPF: A Data Parallel Fortran Benchmark Suite Software Track, Performance Evaluation, Session 6, #359
Rong-Yuh Hwang	An Efficient Technique of Instruction Scheduling on a Superscalar- Based Multiprocessor Architecture Track, Architecture, Session 1, #386
L	
Maximilian Ibel	SuperWeb: Towards a Global Web-Based Parallel Computing Infrastructure Software Track, Tools, Session 3, #267
Yasuhiro Inagami	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Yasuhiro Inagami	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Michiko Inoue	A parallel Algorithm for Weighted Distance Transforms Algorithm and Application Track, Algorithms II, Session 11, #169
Mihai F. Ionescu	Optimizing Parallel Bitonic Sort Algorithm and Application Track, Algorithms I, Session 8, #310
Osamu Ishihara	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383

Kazuo Iwama	Oblivious Routing Algorithms on the Mesh of Buses Software Track, Networks III, Session 21, #317
J	
Divyesh Jadav	Design and Evaluation of a Data Storage and Retrieval Strategies in a Distributed Memory Continuous Media Server Architecture Track, I/O and Message Passing, Session 10, #274
). Jewett	Maximum Delivery Time and Hot Spots in ServerNet TM Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Rakesh Jha	Implementation and Results of Hypothesis Testing from the C ³ I Parallel Benchmark Suite Algorithm and Application Track, Applications, Session 5, #186
Susan John	An Evaluation of a Commerical CC-NUMA Architecture - the CONVEX Exemplar SPP1200 Architecture Track, Architecture, Session 1, #304
ennart Johnsson	DPF: A Data Parallel Fortran Benchmark Suite Software Track, Performance Evaluation, Session 6, #359
Chris R. Jones	Low Latency MPI for Meiko CS/2 and ATM Clusters Architecture Track, I/O and Message Passing, Session 10, #206
Zoran Jovanovic	A Formal Model of Software Pipelining Loops with Conditions Software Track, Compilers I, Session 15, #216
K	
/I. Kandemir	Data Access Reorganizations in Compiling Out-of-Core Data Parallel Programs on Distributed Memory Machines Software Track, Compilers I, Session 15, #233
Vijay Karamcheti	View Caching: Efficient Software Shared Memory for Dynamic Computations Architecture Track, Shared Memory, Session 13, #318
Mattias Karlgren	A Study of the Efficiency of Shared Attraction Memories in Cluster- Based COMA Multiprocessors Architecture Track, Architecture, Session 1, #249
Masamori Kashiyama	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Michael Kaufmann	Matrix Transpose on Meshes: Theory and Practice Algorithm and Application Track, Algorithms I, Session 8, #355
Dimitris Kehagias	DPF: A Data Parallel Fortran Benchmark Suite Software Track, Performance Evaluation, Session 6, #359
Pete Keleher	Enhancing Software DSM for Compiler-Parallelized Applications Architecture Track, Shared Memory, Session 13, #336

Claire Kenyon	d-Dimensional Range Search on Multicomputers Algorithm and Application Track, Algorithms IV, Session 17, #270
Ashfaq A. Khokhar	Maintaining Spatial Data Sets in Distributed-Memory Machines Algorithm and Application Track, Data Structures, Session 20, #326
Soo-Won Kim	SPAX: A New Parallel Processing System for Commercial Application Industrial Track, Invited Vendor Presentations, Session IT, #ind1
Jonas Knopman	Parallel Simulated Annealing: An Adaptive Approach Algorithm and Application Track, Algorithms III, Session 14, #257
Yuetsu Kodama	Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Makoto Koga	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Jean-Claude Konig	Broadcasting and Multicasting in Cut-through Routed Networks Software Track, Networks III, Session 21, #339
Nectarios Koziris	Optimal Scheduling for UET-UCT Generalized n-Dimensional Grid Task Graphs Architecture Track, Scheduling, Session 4, #162
Eileen Kraemer	Causality Filters: A Tool for the Online Visualization and Steering of Parallel and Distributed Programs Software Track, Tools, Session 3, #340
Eileen Kraemer	Interactive Visual Exploration of Distributed Computations Software Track, Tools, Session 3, #392
F. Kuijlman	Semantics and Implementation of a Generalized forall Statement for Parallel Languages Software Track, Compilers I, Session 15, #181
Manfred Kunde	Efficient Sorting and Routing on Reconfigurable Meshes Using Restricted Bus Length Software Track, Networks III, Session 21, #232
L	
Jesus Labarta	Analysis of Several Scheduling Algorithms under the Nano-Threads Programming Model Architecture Track, Synchronization and Threads, Session 7, #217
Ambrose K. Laing	Gracefully Degradable Pipeline Networks Algorithm and Application Track, Networks I, Session 2, #182
Anders Landin	A Study of the Efficiency of Shared Attraction Memories in Cluster- Based COMA Multiprocessors Architecture Track, Architecture, Session 1, #249

Koen Langendoen	Platform-Independent Runtime Optimizations Using OpenThreads Software Track, Runtime, Session 12, #285
Thomas Lengauer	Parallel 'Go with the Winners' Algorithms in the LogP Model Architecture Track, Architecture Theory, Session 19, #375
Michael Lenke	A Tool for On-Line Visualization and Interactive Steering of Parallel HPC Applications Algorithm and Application Track, Applications, Session 5, #177
Kai Li	Design and Implementation of Virtual Memory-Mapped Communication on Myrinet Architecture Track, I/O and Message Passing, Session 10, #330
Zhiyuan Li	Empirical Evaluation of Distributed Mutual Exclusion Algorithms Architecture Track, Synchronization and Threads, Session 7, #135
Hock-Beng Lim	A Compiler-Directed Cache Coherence Scheme Using Data Prefetching Software Track, Compilers II, Session 18, #341
Jing-Chiou Liou	A Comparison of General Approaches to Multiprocessor Scheduling Architecture Track, Scheduling, Session 4, #209
Jyh-Charn Liu	A Hybrid Interconnection Network for Integrated Communication Services Software Track, Routing, Session 9, #278
Peter S. Lomdahl	Extensible Message Passing Application Development and Debugging with Python Software Track, Compilers II, Session 18, #251
Pedro López	Deadlock- and Livelock-Free Routing Protocols for Wave Switching Architecture Track, Networks II, Session 16, #151
John Z. Lou	Performance Analysis and Optimization on a Parallel Atmospheric General Circulation Model Code Algorithm and Application Track, Applications, Session 5, #115
Paul Lu	Aurora: Scoped Behavior for Per-Context Optimized Distributed Data Sharing Architecture Track, Shared Memory, Session 13, #277
Honghui Lu	Evaluating the Performance of Software Distributed Shared Memory as a Target for Parallelizing Compilers Architecture Track, Shared Memory, Session 13, #309
М	
Shikharesh Majumdar	Performance Comparison of Processor Scheduling Strategies in a Distributed-Memory Multicomputer System Architecture Track, Scheduling, Session 4, #129
Luigi Mancini	Fault-Tolerant Deadline-Monotonic Algorithm for Scheduling Hard-Real- Time Tasks Architecture Track, Scheduling, Session 4, #121
•	

Jeff Marquis	DFRN: A New Approach on Duplication Based Scheduling for Distributed Memory Multiprocessor Systems Architecture Track, Scheduling, Session 4, #212
Xavier Martorell	Analysis of Several Scheduling Algorithms under the Nano-Threads Programming Model Architecture Track, Synchronization and Threads, Session 7, #217
Ambros Marzetta	Joining Forces in Solving Large-Scale Quadratic Assignment Problems in Parallel Algorithm and Application Track, Algorithms II, Session 11, #179
Toshimitsu Masuzawa	A parallel Algorithm for Weighted Distance Transforms Algorithm and Application Track, Algorithms II, Session 11, #169
Marios Mavronicolas	The Impact of Timing on Linearizability in Counting Networks Algorithm and Application Track, Data Structures, Session 20, #150
R. Melhem	Modeling Communication Costs in Multiplexed Optical Switching Networks Algorithm and Application Track, Networks I, Session 2, #237
Ulrich Meyer	Matrix Transpose on Meshes: Theory and Practice Algorithm and Application Track, Algorithms I, Session 8, #355
M. Michael	Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation Architecture Track, Architecture, Session 1, #308
Maged M. Michael	Relative Performance of Preemption-Safe Locking and Non-Blocking Synchronization on Multiprogrammed Shared Memory Multiprocessors Architecture Track, Synchronization and Threads, Session 7, #300
Dragan Milicev	A Formal Model of Software Pipelining Loops with Conditions Software Track, Compilers I, Session 15, #216
Eiji Miyano	Oblivious Routing Algorithms on the Mesh of Buses Software Track, Networks III, Session 21, #317
Dan I. Moldovan	Parallel Inference on a Linguistic Knowledge Base Algorithm and Application Track, Applications, Session 5, #288
Lantz Moore	External Adjustment of Runtime Parameters in Time Warp Synchronized Parallel Simulators Architecture Track, Synchronization and Threads, Session 7, #138
Sachin More	MTIO A Multi-Threaded Parallel I/O System Architecture Track, I/O and Message Passing, Session 10, #361
Vasily G. Moshnyaga	A Memory Efficient Array Architecture for Real-Time Motion Estimation Architecture Track, Architecture, Session 1, #373
Silvia M. Mueller	Conflict-Free Access to Multiple Single-Ported Register Files Architecture Track, Architecture Theory, Session 19, #127
Mustafa Muhhamad	Implementation and Results of Hypothesis Testing from the C ³ I Parallel

Benchmark Suite Algorithm and Application Track, Applications, Session 5, #186

N	
Junji Nakagoshi	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Koji Nakano	Work-Time Optimal k-merge Algorithms on the PRAM Algorithm and Application Track, Algorithms I, Session 8, #133
A. Nanda	Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation Architecture Track, Architecture, Session 1, #308
Nacho Navarro	Analysis of Several Scheduling Algorithms under the Nano-Threads Programming Model Architecture Track, Synchronization and Threads, Session 7, #217
Shashank S. Nemawarkar	Latency Tolerance: A Metric for Performance Analysis of Multithreaded Architectures Software Track, Performance Evaluation, Session 6, #372
A-T. Nguyen	Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation Architecture Track, Architecture, Session 1, #308
Lionel M. Ni	Architecture-Dependent Tuning of the Parameterized Communication Model for Optimal Multicasting Architecture Track, Networks II, Session 16, #290
Smail Niar	A Parallel Tabu Search Algorithm for the 0-1 Multidimensional Knapsack Problem Algorithm and Application Track, Algorithms III, Session 14, #218
Natawut Nupairoj	Architecture-Dependent Tuning of the Parameterized Communication Model for Optimal Multicasting Architecture Track, Networks II, Session 16, #290
0	
Stephan Olariu	Work-Time Optimal k-merge Algorithms on the PRAM Algorithm and Application Track, Algorithms I, Session 8, #133
Stephan Olariu	On the Dynamic Initialization of Parallel Computers Architecture Track, Architecture Theory, Session 19, #157
K. Omang	Scalability of SCI Workstation Clusters: A Preliminary Study Industrial Track, Invited Vendor Presentations, Session IT, #ind2
Р	
Michael A. Palis	A Comparison of General Approaches to Multiprocessor Scheduling Architecture Track, Scheduling, Session 4, #209

Dhabaleswar K. Panda	A Reliable Hardware Barrier Synchronization Schemes Architecture Track, Synchronization and Threads, Session 7, #322
C. Paolucci	An Accurate Model for the Performance Analysis of Deterministic Wormhole Routing Software Track, Routing, Session 9, #214
George Papakonstantinou	Optimal Scheduling for UET-UCT Generalized n-Dimensional Grid Task Graphs Architecture Track, Scheduling, Session 4, #162
Marina Paptriantafilou	The Impact of Timing on Linearizability in Counting Networks Algorithm and Application Track, Data Structures, Session 20, #150
B. Parady	Scalability of SCI Workstation Clusters: A Preliminary Study Industrial Track, Invited Vendor Presentations, Session IT, #ind2
Behrooz Parhami	Cyclic Networks: A Family of Versatile Fixed-Degree Interconnection Architectures Software Track, Networks III, Session 21, #387
Ju-Young L. Park	Architecture-Dependent Tuning of the Parameterized Communication Model for Optimal Multicasting Architecture Track, Networks II, Session 16, #290
Gyung-Leen Park	DFRN: A New Approach on Duplication Based Scheduling for Distributed Memory Multiprocessor Systems Architecture Track, Scheduling, Session 4, #212
Marcus Peinado	Parallel 'Go with the Winners' Algorithms in the LogP Model Architecture Track, Architecture Theory, Session 19, #375
Stephane Pérennès	Lower Bounds on Systolic Gossip Algorithm and Application Track, Algorithms III, Session 14, #226
Michael Perregaard	Joining Forces in Solving Large-Scale Quadratic Assignment Problems in Parallel Algorithm and Application Track, Algorithms II, Session 11, #179
Fabrizio Petrini	k-ary n-trees: High Performance Networks for Massively Parallel Architectures Algorithm and Application Track, Networks I, Session 2, #299
Fabrizio Petrini	Performance Analysis of Minimal Adaptive Wormhole Routing with Time-Dependent Deadlock Recovery Architecture Track, Networks II, Session 16, #298
Jim F. Philbin	Design and Implementation of Virtual Memory-Mapped Communication on Myrinet Architecture Track, I/O and Message Passing, Session 10, #330
A.D. Pimentel	An Architecture Workbench for Multicomputers Software Track, Tools, Session 3, #198
Timothy Mark Pinkston	Crossbar Analysis for Optimal Deadlock Recovery Router Architecture Architecture Track, Networks II, Session 16, #292

Timothy Mark Pinkston	Characterization of Deadlocks in Interconnection Networks Algorithm and Application Track, Networks I, Session 2, #291
M. Cristina Pinotti	O(log log N) Time Algorithms for Hamiltonian-Suffix and Min-Max-Pair Heap Operations on Hypercube Multicomputers Algorithm and Application Track, Algorithms III, Session 14, #208
Luiz Pires	Implementation and Results of Hypothesis Testing from the C ³ I Parallel Benchmark Suite Algorithm and Application Track, Applications, Session 5, #186
Enrico Pontelli	Optimization Schemas for Parallel Implementation of Nondeterministic Languages and Systems Software Track, Runtime, Session 12, #211
Athanassios Poulakidas	Dynamic Processor Scheduling with Client Resources for Fast Multi- resolution WWW Image Browsing Architecture Track, Scheduling, Session 4, #327
R	
Radharamanan Radhakrishnan	External Adjustment of Runtime Parameters in Time Warp Synchronized Parallel Simulators Architecture Track, Synchronization and Threads, Session 7, #138
Sanguthevar Rajasekaran	Designing Efficient Distributed Algorithms Using Sampling Techniques Algorithm and Application Track, Algorithms II, Session 11, #136
Andre Raspaud	Broadcasting and Multicasting in Cut-through Routed Networks Software Track, Networks III, Session 21, #339
Sabine Rathmayer	A Tool for On-Line Visualization and Interactive Steering of Parallel HPC Applications Algorithm and Application Track, Applications, Session 5, #177
Andrew Rau-Chaplin	d-Dimensional Range Search on Multicomputers Algorithm and Application Track, Algorithms IV, Session 17, #270
Andrew Rau-Chaplin	Coarse Grained Parallel Next Element Search Algorithm and Application Track, Algorithms I, Session 8, #128
Kee-Wook Rim	SPAX: A New Parallel Processing System for Commercial Application Industrial Track, Invited Vendor Presentations, Session IT, #ind1
Gruia-Catalin Roman	Interactive Visual Exploration of Distributed Computations Software Track, Tools, Session 3, #392
Mendel Rosenblum	Coherent Block Data Transfer in the FLASH Multiprocessor Architecture Track, Architecture, Session 1, #313
Sumit Roy	A Comparison of Parallel Approaches for Algebraic Factorization in Logic Synthesis Architecture Track, Architecture Theory, Session 19, #394
B. Rubio	Logic Channels: A Coordination Approach to Distributed Programming Software Track, Runtime, Session 12, #213

S	
Shuichi Sakai	Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Hirofumi Sakane	Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Rizos Sakellariou	A Compile-Time Partitioning Strategy for Non-Rectangular Loop Nests Software Track, Compilers II, Session 18, #268
C. Salisbury	Modeling Communication Costs in Multiplexed Optical Switching Networks Algorithm and Application Track, Networks I, Session 2, #237
Joel Saltz	Interoperability of Data Parallel Runtime Libraries Software Track, Runtime, Session 12, #269
Joel Saltz	A Customizable Simulator for Workstation Networks Software Track, Performance Evaluation, Session 6, #337
Mitsuhisa Sato	Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Vittorio Scarano	Multiple Templates Access of Trees in Parallel Memory Systems Algorithm and Application Track, Data Structures, Session 20, #245
Klaus E. Schauser	Optimizing Parallel Bitonic Sort Algorithm and Application Track, Algorithms I, Session 8, #310
Klaus E. Schauser	SuperWeb: Towards a Global Web-Based Parallel Computing Infrastructure Software Track, Tools, Session 3, #267
Christian Scheideler	Optimal Wormhole Routing in the (n,d)-Torus Software Track, Routing, Session 9, #161
Chris J. Scheiman	SuperWeb: Towards a Global Web-Based Parallel Computing Infrastructure Software Track, Tools, Session 3, #267
Karsten Schwan	High Performance Computational Steering of Physical Simulations Software Track, Tools, Session 3, #396
Michael L. Scott	Relative Performance of Preemption-Safe Locking and Non-Blocking Synchronization on Multiprogrammed Shared Memory Multiprocessors Architecture Track, Synchronization and Threads, Session 7, #300
R. Seshadri	Alias Analysis for Fortran90 Array Slices Software Track, Compilers II, Session 18, #234
Charles Severance	Comparing Gang Scheduling with Dynamic Space Sharing on Symmetric Multiprocessors Using Automatic Self-Allocating Threads

	(ASAT) Architecture Track, Synchronization and Threads, Session 7, #323
Nadia Shalaby	DPF: A Data Parallel Fortran Benchmark Suite Software Track, Performance Evaluation, Session 6, #359
Jau-Der Shih	Adaptive Fault-Tolerant Wormhole Routing Algorithms for Hypercube and Mesh Interconnection Networks Software Track, Routing, Session 9, #194
Yuji Shinano	Control Schemes in a Generalized Utility for Parallel Branch-and-Bound Algorithms Algorithm and Application Track, Algorithms IV, Session 17, #366
Behrooz Shirazi	DFRN: A New Approach on Duplication Based Scheduling for Distributed Memory Multiprocessor Systems Architecture Track, Scheduling, Session 4, #212
V. Shurbanov	Maximum Delivery Time and Hot Spots in ServerNet TM Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Jop Sibeyn	Matrix Transpose on Meshes: Theory and Practice Algorithm and Application Track, Algorithms I, Session 8, #355
Jaswinder Pal Singh	Real-Time Parallel MPEG-2 Decoding in Software Algorithm and Application Track, Applications, Session 5, #219
Amit Pal Singh	An Evaluation of a Commerical CC-NUMA Architecture - the CONVEX Exemplar SPP1200 Architecture Track, Architecture, Session 1, #304
Ambuj K. Singh	Low Latency MPI for Meiko CS/2 and ATM Clusters Architecture Track, I/O and Message Passing, Session 10, #206
Jaswinder Pal Singh	An Evaluation of a Commerical CC-NUMA Architecture - the CONVEX Exemplar SPP1200 Architecture Track, Architecture, Session 1, #304
Constantinos J. Siniolakis	A Randomized Sorting Algorithm on the BSP model Algorithm and Application Track, Algorithms I, Session 8, #110
H.J. Sips	Semantics and Implementation of a Generalized forall Statement for Parallel Languages Software Track, Compilers I, Session 15, #181
Rajeev Sivaram	A Reliable Hardware Barrier Synchronization Schemes Architecture Track, Synchronization and Threads, Session 7, #322
Robert Snelick	S-Check: A Tool for Tuning Parallel Programs Software Track, Tools, Session 3, #282
Chutimet Srinilta	Design and Evaluation of a Data Storage and Retrieval Strategies in a Distributed Memory Continuous Media Server Architecture Track, I/O and Message Passing, Session 10, #274
Per Stenström	Relative Performance of Hardware and Software-Only Directory Protocols Under Latency Tolerating and Reducing Techniques

Architecture Track,	Shared Memory.	Session 13, #367
7 il Ollitootalo Traon,	Charca Michig,	00001011 10, 11001

Ivan Stojmenovic	On the Dynamic Initialization of Parallel Computers Architecture Track, Architecture Theory, Session 19, #157
Craig B. Stunkel	A Reliable Hardware Barrier Synchronization Schemes Architecture Track, Synchronization and Threads, Session 7, #322
Tsutomu Sumimoto	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Tsutomu Sumimoto	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Yuzhong Sun	Hybrid Time Synchronization Implemented Through Special Ring Array for Mesh or Torus Architecture Track, Networks II, Session 16, #116
Alan Sussman	Interoperability of Data Parallel Runtime Libraries Software Track, Runtime, Session 12, #269
Willy Swaenepoel	Evaluating the Performance of Software Distributed Shared Memory as a Target for Parallelizing Compilers Architecture Track, Shared Memory, Session 13, #309
Т	
Keikichi Tamaru	A Memory Efficient Array Architecture for Real-Time Motion Estimation Architecture Track, Architecture, Session 1, #373
Teruo Tanaka	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Radhika Thekkath	An Evaluation of a Commerical CC-NUMA Architecture - the CONVEX Exemplar SPP1200 Architecture Track, Architecture, Session 1, #304
Jesper Larsson Träff	A Parallel Priority Data Structure with Applications Algorithm and Application Track, Data Structures, Session 20, #174
Maria A. Trenas	The Sparse Cyclic Distribution against its Dense Counterparts Software Track, Compilers II, Session 18, #302
J.M. Troya	Logic Channels: A Coordination Approach to Distributed Programming Software Track, Runtime, Session 12, #213
D. Trystram	An Efficient Parallel Algorithm for Solving the Knapsack Problem on the Hypercube Algorithm and Application Track, Algorithms IV, Session 17, #365
Panayotis Tsanakas	Optimal Scheduling for UET-UCT Generalized n-Dimensional Grid Task Graphs Architecture Track, Scheduling, Session 4, #162

Chau-Wen Tseng	Enhancing Software DSM for Compiler-Parallelized Applications Architecture Track, Shared Memory, Session 13, #336
Philippas Tsigas	The Impact of Timing on Linearizability in Counting Networks Algorithm and Application Track, Data Structures, Session 20, #150
Nian-Feng Tzeng	Empirical Evaluation of Distributed Mutual Exclusion Algorithms Architecture Track, Synchronization and Threads, Session 7, #135
U	
Stephane Ubéda	d-Dimensional Range Search on Multicomputers Algorithm and Application Track, Algorithms IV, Session 17, #270
Manuel Ujaldon	The Sparse Cyclic Distribution against its Dense Counterparts Software Track, Compilers II, Session 18, #302
Mustafa Uysal	A Customizable Simulator for Workstation Networks Software Track, Performance Evaluation, Session 6, #337
V	
C. van Reeuwijk	Semantics and Implementation of a Generalized forall Statement for Parallel Languages Software Track, Compilers I, Session 15, #181
Marco Vanneschi	Performance Analysis of Minimal Adaptive Wormhole Routing with Time-Dependent Deadlock Recovery Architecture Track, Networks II, Session 16, #298
Brian VanVoorst	Implementation and Results of Hypothesis Testing from the C ³ I Parallel Benchmark Suite Algorithm and Application Track, Applications, Session 5, #186
Jeffrey Vetter	High Performance Computational Steering of Physical Simulations Software Track, Tools, Session 3, #396
Uzi Vishkin	Conflict-Free Access to Multiple Single-Ported Register Files Architecture Track, Architecture Theory, Session 19, #127
W	
Hideo Wada	Deadlock-free Fault-tolerant Routing in the Multi-dimensional Crossbar Network and its Implementation for the Hitachi SR2201 Software Track, Routing, Session 9, #204
Hideo Wada	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Jianchao Wang	Wide-Sense Nonblocking Clos Networks under Packing Strategy Algorithm and Application Track, Networks I, Session 2, #112
Sugath Warnakulasuriya	Characterization of Deadlocks in Interconnection Networks Algorithm and Application Track, Networks I, Session 2, #291

Maximum Delivery Time and Hot Spots in ServerNet TM Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Dynamic Processor Scheduling with Client Resources for Fast Multi- resolution WWW Image Browsing Architecture Track, Scheduling, Session 4, #327
Designing Efficient Distributed Algorithms Using Sampling Techniques Algorithm and Application Track, Algorithms II, Session 11, #136
External Adjustment of Runtime Parameters in Time Warp Synchronized Parallel Simulators Architecture Track, Synchronization and Threads, Session 7, #138
Performance Prediction for Complex Parallel Applications Algorithm and Application Track, Applications, Session 5, #178
Parallel Global Routing Algorithms for Standard Cells Algorithm and Application Track, Algorithms III, Session 14, #284
Hybrid Time Synchronization Implemented Through Special Ring Array for Mesh or Torus Architecture Track, Networks II, Session 16, #116
MTIO A Multi-Threaded Parallel I/O System Architecture Track, I/O and Message Passing, Session 10, #361
Time-Stamping Algorithms for Parallelization of Loops at Run-Time Software Track, Runtime, Session 12, #223
Deadlock- and Livelock-Free Routing Protocols for Wave Switching Architecture Track, Networks II, Session 16, #151
Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Experience with Fine-Graine Communication in EM-X Multiprocessor for Parallel Sparse Matrix Computation Software Track, Performance Evaluation, Session 6, #319
Dynamic Processor Scheduling with Client Resources for Fast Multi- resolution WWW Image Browsing Architecture Track, Scheduling, Session 4, #327
Wide-Sense Nonblocking Clos Networks under Packing Strategy Algorithm and Application Track, Networks I, Session 2, #112

Yoshiko Yasuda	Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System Software Track, Performance Evaluation, Session 6, #383
Chi-Hsiang Yeh	Cyclic Networks: A Family of Versatile Fixed-Degree Interconnection Architectures Software Track, Networks III, Session 21, #387
Pen-Chung Yew	A Compiler-Directed Cache Coherence Scheme Using Data Prefetching Software Track, Compilers II, Session 18, #341
L.Young	Maximum Delivery Time and Hot Spots in ServerNet TM Topologies Industrial Track, Invited Vendor Presentations, Session IT, #ind3
Z	
Emilio L. Zapata	The Sparse Cyclic Distribution against its Dense Counterparts Software Track, Compilers II, Session 18, #302
Christos D. Zaroliagis	A Parallel Priority Data Structure with Applications Algorithm and Application Track, Data Structures, Session 20, #174
Jieliang Zhou	A 2-D Parallel Convex Hull Algorithm with Optimal Communication Phases Algorithm and Application Track, Algorithms IV, Session 17, #335
Mingfa Zhu	Hybrid Time Synchronization Implemented Through Special Ring Array for Mesh or Torus Architecture Track, Networks II, Session 16, #116
Eugene V. Zima	Fast Parallel Computation of the Polynomial Shift Algorithm and Application Track, Algorithms II, Session 11, #165
Albert Y. Zomaya	On the Dynamic Initialization of Parallel Computers Architecture Track, Architecture Theory, Session 19, #157